## **CLAIMS**

Wh	at.	10	A12	ım	har	10
A A 1 I	a		CIC	4111	ıvu	w

l	7.	A du	ial bit c	dielectric memory cell comprising:					
2		a)	a su	bstrate comprising a source region, a drain region, and a channel					
3	region positioned there between;								
4		b)	a m	ultilevel charge trapping dielectric positioned on the surface of the					
5	subs	trate; a	and ·						
6		c)	a co	ntrol gate positioned on the surface of the multilevel charge trapping					
7	diele	ctric a	and positioned over the channel region; and						
8		d)	whe	wherein the multilevel charge trapping dielectric includes:					
9			i)	a tunnel layer adjacent to the substrate of a first dielectric material;					
10			ii)	a top dielectric layer adjacent to the control gate of a second					
11		diele	ectric m	naterial; and					
12			iii)	a charge trapping layer positioned between the tunnel layer and the					
13		top dielectric layer and including a source charge trapping region and a drain							
14	٠	char	ge trap	ping region separated by an isolation barrier there between.					
15									
16									
1	2.	The	dual bi	t dielectric memory cell of claim 1, wherein the isolation barrier is an					
2	oxide	<b>)</b> .	•						
3									
1	3.	The	dual bi	t dielectric memory cell of claim 2, wherein charge trapping layer					
2	range	es fron	n abou	t 50 A to 100 A in thickness.					
3									
1	4.	The	dual bi	t dielectric memory cell of claim 3, wherein the source charge					
2	trapp	ing reg	gion an	d the drain charge trapping region are comprised of a nitride					
3	comp	ound.		}					
4			•						
1	5.	The	dual bi	t dielectric memory cell of claim 4, wherein the source charge					
2	trapp	ing reç	gion <sub>,</sub> an	d the drain charge trapping region comprise a material selected from					

the group consisting of Si<sub>2</sub>N<sub>4</sub> and SiO<sub>x</sub>N<sub>4</sub>.

4

4

3

3

3

4

4

- 1 6. The dual bit dielectric memory cell ell of claim 5, wherein each of the source
- 2 charge trapping region and the drain charge trapping region have a lateral width
- beneath the top dielectric layer from about 300 A to 500 A.
- 1 7. The dual bit dielectric memory cell of claim 1, wherein the tunnel dielectric layer
- 2 is comprised of material with a very low hydrofluoric acid etch rate.
- 1 8. The dual bit dielectric memory cell of claim 7, wherein the isolation barrier is an oxide.
- 1 9. The dual bit dielectric memory cell of claim 8, wherein charge trapping layer ranges from about 50 A to 100 A in thickness.
- 1 10. The dual bit dielectric memory cell of claim 9, wherein the source charge trapping region and the drain charge trapping region are comprised of a nitride compound.
- 1 11. The dual bit dielectric memory cell of claim 10, wherein the source charge 2 trapping region and the drain charge trapping region comprise a material selected from 3 the group consisting of Si<sub>2</sub>N<sub>4</sub> and SiO<sub>x</sub>N<sub>4</sub>.
- 1 12. The dual bit dielectric memory cell of claim 11, wherein each of the source 2 charge trapping region and the drain charge trapping region have a lateral width 3 beneath the top dielectric layer from about 300 A to 500 A.
- 1 13. The dual bit dielectric memory cell of claim 12, wherein the top dielectric layer is 2 comprised of material selected from the group consisting of an aluminum oxide 3 compound, a Hafnium oxide compound, and a zirconium oxide compound.

1 14. The dual bit dielectric memory cell of claim 13, wherein the top dielectric layer is comprised of material selected from the group consisting of Al<sub>2</sub>O<sub>3</sub>, HfSiO<sub>x</sub>, HfO<sub>2</sub>, and ZrO<sub>2</sub>.

 15. A method of storing data in dual bit dielectric memory cell, the method comprising:

a) utilizing a source-to-drain bias in the presence of a control gate field to
inject a charge into a source charge trapping region;

- b) utilizing a drain-to-source bias in the presence of a control get field to inject a charge into a drain charge trapping region;
- c) providing an isolation barrier between the source charge trapping region and the drain charge trapping region.

16. The method of claim 15, wherein the step of providing an isolation barrier includes providing an isolation barrier comprised of oxide.

17. The method of claim 16, wherein the step of providing an isolation barrier comprised of oxide includes providing an isolation barrier from about 50 A to 100 A in thickness, the step of utilizing a source-to-drain bias in the presence of a control gate field to inject a charge into a source charge trapping region includes injecting a charge into a source charge trapping region that is from about 50 A to 100 A in thickness, and the step of utilizing a drain-to-source bias in the presence of a control gate field to inject a charge into a drain charge trapping region includes injecting a charge into a drain charge trapping region that is from about 50 A to 100 A in thickness.

18. The method of claim 17, wherein the step of utilizing a source-to-drain bias in the presence of a control gate field to inject a charge into a source charge trapping region includes injecting a charge into a source charge trapping region comprising a nitride compound, and the step of utilizing a drain-to-source bias in the presence of a control

gate field to inject a charge into a drain charge trapping region includes injecting a charge into a drain charge trapping region comprising the nitride compound.

19. The method of claim 18, wherein the step of utilizing a source-to-drain bias in the presence of a control gate field to inject a charge into a source charge trapping region includes injecting a charge into a source charge trapping region comprising a material selected from the group consisting of Si<sub>2</sub>N<sub>4</sub> and SiO<sub>x</sub>N<sub>4</sub>, and the step of utilizing a drain-to-source bias in the presence of a control gate field to inject a charge into a drain charge trapping region includes injecting a charge into a drain charge trapping region comprising the material.

7 8

20. The method of claim 19, wherein the step of utilizing a source-to-drain bias in the presence of a control gate field to inject a charge into a source charge trapping region includes injecting a charge into a source charge trapping region that extends beneath a control a length from about 300Å to about 500Å, and the step of utilizing a drain-to-source bias in the presence of a control gate field to inject a charge into a drain charge trapping region includes injecting a charge into a drain charge trapping region that extends beneath a control a length from about 300Å to about 500Å.

7. 

- 21. A method of fabricating a dual bit charge storage device on a silicon substrate, the method comprising:
- a) fabricating a layered island on the surface of the substrate with an island perimeter defining a gate region, the layered island comprising a tunnel dielectric layer on the surface of the silicon on insulator wafer, an isolation barrier dielectric layer on the surface of the tunnel dielectric layer, a top dielectric layer on the surface of the isolation barrier dielectric layer, and a polysilicon gate on the surface of the top dielectric layer;
- b) removing a portion of the isolation barrier dielectric layer to form an undercut region within the gate region;
  - c) depositing a charge trapping material within the undercut region.

The method of claim 21, further comprising implanting buried bit lines within the 22. 1 substrate on opposing sides of the layered island. 2

3

23. The method of claim 21, wherein the charge trapping material is a silicon nitride 1 compound. 2

3 1

2

- 24. The method of claim 23, wherein the step of depositing a charge trapping material in the undercut region comprises:
- depositing a layer of the silicon nitride compound on the surface of the wafer 3 4 using a vapor deposition process;
- performing an anisotropic etch to remove the layer of the silicon nitride 5 compound from the horizontal surface. 6

7

1

3

4

5

6

- 25. The method of claim 21, wherein:
- the tunnel dielectric layer comprises a material with a low hydrofluoric acid etch 2 rate; and
  - the step of removing a portion of the isolation barrier dielectric layer to form an undercut region within the gate region comprised performing an isotropic etch using dilute hydrofluoric acid.

7

26. The method of claim 25, wherein the under cut region extends between 300A 1 and 500A into the gate region. 2

3

27. The method of claim 21, wherein the isolation barrier dielectric comprises silicon 1 dioxide and has a thickness of between 50A and 100A. 2

3

- 28. The method of claim 21, wherein the top dielectric layer is a compound with a 1
- dielectric constant greater than silicon dioxide and greater than the dielectric constant of .2
- the tunnel dielectric layer. 3

••	•					
1	29. The method of claim 28, wherein the top dielectric layer is a compound selected					
2	from the group of Al <sub>2</sub> O <sub>3</sub> , HfSiO <sub>x</sub> , HfO <sub>2</sub> , and ZrO <sub>2</sub> .					
3						
1	30. The method of claim 29, wherein the top dielectric layer has a thickness of					
2	between 70A and 130A.					
3						
1	31. A method of fabricating a dual bit charge storage device on a silicon substrate,					
2	the method comprising:					
3	depositing a tunnel dielectric layer on the surface of the substrate;					
4	depositing an isolation barrier dielectric layer on the surface of the tunnel					
5	dielectric layer;					
6	depositing a top dielectric layer on the surface of the isolation barrier dielectric					
7	layer;					
8	depositing a polysilicon gate layer on the surface of the top dielectric layer;					
9	masking a gate pattern on the surface of the polysilicon gate layer to define a					
10	gate region and expose a non-gate region;					
11	removing the polysilicon gate layer, the top dielectric layer, the isolation barrier					
12	dielectric layer and the tunnel dielectric layer in the non-gate region;					
13	removing a portion of the isolation barrier dielectric layer to undercut the gate					
14	region and define undercut regions; and					
15	depositing a charge trapping material within the undercut regions.					
16						
1	32. The method of claim 31, further comprising implanting buried bit lines on					
2	opposing sides of the gate region.					
3						

34. The method of claim 33, wherein the step of depositing a charge trapping

1

2

1

33.

compound.

The method of claim 31, wherein the charge trapping material is a silicon nitride

2	material within the undercut region comprises:			
3	depositing a layer of the silicon nitride compound on the surface of the wafer			
4	using a vapor deposition process;			
5	performing an anisotropic etch to remove the layer of the silicon nitride			
6	compound from horizontal surfaces.			
7				
1	35. The method of claim 31, wherein:			
2	the tunnel dielectric layer comprises a material with a low hydrofluoric acid etch			
3	rate; and			
4	the step of removing a portion of the isolation barrier dielectric layer to undercut			
5	the gate region comprises performing an isotropic etch using dilute hydrofluoric acid.			
6				
1	36. The method of claim 35, wherein the under cut region extends between 300A			
2	and 500A into the gate region.			
3				
1 .	37. The method of claim 31, wherein the isolation barrier dielectric comprises silicon			
2	dioxide and has a thickness of between 50A and 100A.			
3				
1	38. The method of claim 31, wherein the top dielectric layer is a compound with a			
2	dielectric constant greater than silicon dioxide and greater than the dielectric constant o			
3	the tunnel dielectric layer.			
4				
1	39. The method of claim 38, wherein the top dielectric layer is a compound selected			
2	from the group of Al <sub>2</sub> O <sub>3</sub> , HfSiO <sub>x</sub> , HfO <sub>2</sub> , and ZrO <sub>2</sub> .			
3				
1	40. The method of claim 39, wherein the top dielectric layer has a thickness of			
2	between 70A and 130A.			
3				